

On-Chip Thermal Management Technique for Low-power CMOS circuits

Mr.P.Thirumurugan,
Assistant Professor, Department of ECE,
PSNA College of Engineering and Technology,
Dindigul, Tamil Nadu, India

Dr.S.Sasikumar,
Professor & Head, Department of ECE,
Jayaram College of Engineering and Technology,
Trichy, Tamil Nadu, India

Abstract—Power Consumption is a major bottleneck of system performance and is listed as one of the top three challenges in ITRS 2008. Leakage power dissipation becomes dominant in total power as technology scales. As reliability is concerned Negative Bias Temperature Instability (NBTI) becomes an important problem for circuit designers. There has been a large amount of work on leakage power and NBTI power degradation. Standby techniques focus mainly on reducing leakage and NBTI degradation that are in idle state, whereas runtime techniques focus on reducing these effects in active devices. Most of the prior works focus on reducing NBTI induced degradation and standby leakage power by considering their input dependency, but they are effective for smaller circuits only. We propose a mechanism which has an on-chip cooling mechanism called as dynamic thermal management (DTM) technique with already existing gate replacement techniques, which is used by high performance processor chips or data centers of which power consumption densities are high. The power dissipates as heat which will cause the increase of device temperatures. DTM controls the temperature actively by managing the power dissipation and/or cooling mechanisms and minimized the performance penalty. Compared with power management which aims at reducing total power energy consumptions DTM is dedicated to control the run – time on-chip temperature. Experimental results on bench marks show that the proposed technique can improve the gate replacement leakage optimization by 8-10%. (Abstract)

Keywords- dynamic thermal management (DTM), gate replacement, low power, leakage power, negative bias temperature instability (NBTI)

I. INTRODUCTION

To overcome NBTI, the previous works however estimated the NBTI induced lifetime degradation with the assumptions that the circuits operate all the time.

The DTM is designed for reducing both spatial & temporal power consumption. In large circuits we cannot use Input vector control (IVC) technique, the gate replacement techniques such as Divide and conquer-based gate replacement (DCBGR) can be combined with this proposed DTM technique to reduce the leakage power in large circuits by reducing both bias temperature and on-chip temperature. The need for controlling on-chip temperatures are listed below, they are

Increasing Reliability – The Temperature increase and high temperature gradients will cause negative temperature instability which is a biggest threat to reliability of a semiconductor device. It also increase the concentration unbalance that leads to the increase in electromigration. Hence, when designing semiconductor device we have to take care of the above problem for providing better reliability High temperature will enhance Negative Bias Temperature Instability (NBTI) which is thermally activated. Not only high temperature if self, high temperature gradient is also a threat to reliability.

Improve the Performance – The operating temperature will influence the performance of a semiconductor device by affecting the parameters such as the threshold voltage, saturation velocity, etc, this introduces mobility degradation which causes worse timing performance. Due to the reduction in threshold at high temperature the leakage power is also increased that increases the power consumption of a semiconductor device.

II. STEPS INVOLVED IN DTM DESIGN

For controlling the on-line temperature in electronic devices we have to follow some design procedures. They are:

- Measurement of on-chip temperature.
- Selection of proper configuration
- Estimate the device temperature.
- Compare the results with fixed maximum threshold value.
- Measured temperature exceeds the maximum threshold value perform cooling function otherwise repeat from step2.

The following flowchart will illustrate the above steps.

2.1 Measurement of Power consumption

The total power consumption of a CMOS circuits can be expressed as

$$P_{\text{total}} = P_{\text{dynamic}} + P_{\text{static}}$$

P_{dynamic} = Dynamic power consumption.
 P_{static} = Static power consumption.

Dynamic power consumption also includes the short circuit power. The first one occurs due to the change in the states of logic gates and second one occurs when both N-type and P-type devices are turned on.

$$P_{dynamic} = f_{c/k} \cdot C_{eff} \cdot \eta \cdot V_{dd}^2 + f_{c/k} \cdot \eta \cdot I_{short-circuit} \cdot V_{dd}$$

Where, $f_{c/k}$ is the clock frequency, C_{eff} is the effective capacitance, η is the activate factor, V_{dd} is the power supply

Voltage and $I_{short-circuit}$ is the average short circuit

2.2 Design of chip package

Figure.1. illustrates the normal chip package which has two heat removal paths. Thermal interface material (TIM), silicon bulk, heat spreader and heat sink are referred as primary heat removal paths. The secondary heat removals paths include interconnect layers, pads and the printed circuit board (PCB).





Fig.1 Cooling Process



In three-dimensional IC's the heat dissipation pass through some of the interconnected layers having extremely low thermal conductivity materials. For this IC design micro fluid channel heat removal mechanism is proposed. In which the IC

is fabricated within a silicon bulk and fluid is passed through it to remove the heat.

III. HEAT MANAGEMENT APPROACHES

The temperature can be controlled by controlling the chip cooling system or the chip power consumption profile. The schemes available for cooling system are based on power-saving or noise issues. DTM methods are used to control the power consumption profile. The classifications of different approaches are given below.

3.1. Hardware Approaches

Hardware power dissipation is the source of temperature increasing. To control this we have to run the hardware under different configurations. Most adoptable configuration is through dynamic voltage/frequency scaling (DVFS). The power consumptions of the components are associated with power supply voltage level and the dynamic terms are associated with the switching frequency. Controlling the power supply level and clock frequency, we can get different power consumptions at different levels.

3.2. Software Approaches

In multi-core processors, by using task migration the dynamic control of power profile can be achieved. Since the power consumption is input dependent, we have to assign different tasks to different functional units or processor cores. In this way the Power consumption is distributed out with some hotspot temperature constraints.

3.3 Design of Architecture

By using effective run-time architectural designs the.DTM method controls the power consumption.

IV. MEASUREMENT OF ON-CHIP TEMPERATURE

The essential part of DTM design is to measure the Temperature. For fixing guard band for temperature constraints accurate temperature measurement is essential. To avoid performance degradation, DTM should have accurate temperature measurement mechanisms. The most widely used way temperature measurement is the use of on-chip thermal sensors. To reduce the temperature measurement errors we have to use proper sensor replacement and thermal profile interpolation techniques.

4.1. On-chip thermal sensor

There are basically two-types of on-chip thermal sensors analog and digital. The analog sensors can produce the temperature dependent voltage/current by exploiting the phenomenon that some electrical parameters are sensitive to temperature variations. These parameters include PN-junction forward voltage, threshold voltage and leakage current. As shown in fig.2 the temperature pulse generated by a heater in the center will have a temperature dependent phase shift at the thermopiles. This sensor employs the dependent between

temperature and phase shift value to perform the temperature measurement.




Fig.2 Thermopile heater

DTM usually requires a digital input for its control mechanism. By using analog to digital converter digital thermal sensor process the given analog input signal. Among the several types of digital sensors a 4T decay sensor has been proposed. It consists of a 4T memory cell for sensing the temperature and converts it to a digital signal a decay counter.

Normally Run Oscillator (RO) is used as an on-chip thermal sensor. The high to low transition time for an inverter is:

$$t_{PHL} = \frac{2C}{\mu_n C_{ox} (W/L)_n (V_{DD} - V_t)} \left[\frac{V_t}{V_{DD} - V_t} + \frac{1}{2} I_n \left[\frac{3V_{DD} - 4V_t}{V_{DD}} \right] \right]$$

Where, μ_n & V_t are temperature dependent parameters. The RO frequency and temperature conforms a linear relationship around the point we would like to observe.

4.2. Sensor Error

It is important to place the thermal sensors in accurate locations for monitoring accuracy because they occupy chip area, consume power & increase calibration cost. The relationship between the accuracy of a temperature reading and the distance of the sensor from a hotspot is formulated as:

$$T(r) = T_{max} \times (1 - e^{-2r/k})$$

V. EXPERIMENTAL RESULTS

Fig.3. shows the delay and leakage improvement under different delay relaxation at time 0 for C5315. The figure shows that the more delay relaxation is, the more delay and leakage improvement will be, since more replaced gate will lead to less leakage and smaller NBTI degradation. To get a tradeoff between the circuit delay at time 0 and after 10 years, we prefer the 8% delay relaxation at time 0 in our simulation and the comparison is given in Fig4.




Fig.3. Leakage and NBTI improvement under different delay relaxation at time 0.




Fig.4. NBTI-induced delay after gate replacement under different delay relaxation at time 0.

Fig.5 shows the DGR results for C880 under different weighted object function [different weight ratio in the object function]. The figure shows that the value of weight ratio has large impact on the DGR algorithm results. If is small, which means the leakage has larger weight than the delay in the object function, then we get more leakage reduction but more NBTI-induced delay degradation, vice versa. So if the NBTI and the leakage are considered simultaneously, the tradeoff between the leakage power requirement and the circuit lifetime requirement should be well balanced by designers. The impact of Ratio of active time and standby time (RAS) on leakage and delay improvement by DCBGR algorithm for co optimization is shown in Fig. 6




Fig.5. Leakage and NBTI-induced degradation after proposed algorithm under different weighted object function.




Fig.6. Leakage and delay improvement under different RAS by proposed algorithm for co optimization

Benchmark Circuits	Leakage Improvement (%)	Delay Improvement (%)	NBTI induced Degradation	Circuit Delay			
				without Gate replacement	0% relaxation	2% relaxation	8% relaxation
C432	29	14.2	16.3	18.4	18.52	19.2	19.36
C499	31	12.77	16.05	18.5	18.6	19.21	19.38

Table.1. Results of DTM algorithm




Fig.7. Comparison of Algorithms

Figure 7. Compares energy consumption of all three techniques. Our technique improves the energy consumption by 8% and 12%, respectively, in comparison to IVC and Load Balance with temperature-triggered DVFS LB_ThDVFS. The lower energy consumption is achieved mainly due to our energy aware task assignment scheme in normal mode. The energy consumption is further reduced by even distribution of heat across the chip in high utilization mode, which reduces the hot spots, biasing temperature and leakage power.




FIG.7.1 SIMULATION RESULTS OF C432




FIG.7.2 SIMULATION RESULTS OF C499 CIRCUIT 1.




FIG.7.3 SIMULATION RESULTS OF C499 CIRCUIT 2.

CONCLUSION

As technology is scaling down we have to reduce the power consumption by reducing NBTI effect and leakage power and increase the reliability, here we propose the methodology of using DTM instead of IVC technique which only concentrate on reducing NBTI effect and it cannot be used in larger circuits. This method effectively reduce the on-chip temperature by using cooling mechanism thereby reduce the NBTI effect and leakage power.

REFERENCES

- [1] L.Yuan and G.Qu, "A combined gate replacement and input vector control approach for leakage power reduction," IEEE Transactions On Very Large Scale Integration (VLSI) systems, VOL.14, NO.2, FEB 2006, pp.173-182.
- [2] A.Abdollahi, F.Fallah, and M.Pedram, "Leakage Current Reduction in CMOS VLSI Circuits by Input Vector Control", IEEE Trans.on VLSI, Vol.12, pp.140-154, Feb.2004.
- [3] F.Aloul, S.Hassoun, K.Sakallah, D.Blaauw, "Robust SAT Based Search Algorithm for Leakage Power Reduction", International Work shop on Integrated Circuit Design, pp.167-177, 2002.
- [4] F.Aloul, A.Ramani, I.Markov and K.Sakallah, "PBS:A Backtrack Search Pseudo-Boolean Solver Optimizer", Symposium on the Theory and Applications of Satisfiability Testing, pp.346-353, 2002.
- [5] Mohab Anis, Mohamed Elmasry "Multi Threshold CMOS Digital Circuits: Managing Leakage Power Springer, October 2003.
- [6] A. Keshavarzi *et al.*, "Forward body bias for microprocessors in 130 nm technology generation and beyond," in *VLSI Circuits Dig. Symp. Tech. Papers*, Honolulu, HI, Jun. 2002, pp. 125–128.
- [7] S. Huang *et al.*, "Scalability and biasing strategy for CMOS with active well bias," in *Proc. Symp. VLSI Technol.*, Kyoto, Japan, Jun. 2001, pp. 107–108.
- [8] M. Mani *et al.*, "Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization," in *Proc. ICCAD*, San Jose, CA, Nov. 2006, pp. 19–26.
- [9] S. Kulkarni *et al.*, "A statistical framework for post-silicon tuning through body bias clustering," in *Proc. ICCAD*, San Jose, CA, Nov. 2006, pp. 39–46.
- [10] R. Teodorescu *et al.*, "Mitigating parameter variation with dynamic fine-grain body biasing," in *Proc. MICRO-40*, Chicago, IL, Dec. 2007, pp. 27–39.
- [11] A. Sathanur *et al.*, "Physically clustered forward body biasing for variability compensation in nanometer CMOS design," in *Proc. DATE*, Nice, France, Apr. 2009, pp. 154–159.
- [12] D. K. Schroder and J. A. Babcock, "Negative Bias Temperature Instability: Road to cross in deep submicron silicon semiconductor manufacturing," *J. App. Phys.*, 2003.
- [13] K. Jeppson and C. Svensson, "Negative bias of MOS devices at high electric fields and degradation of MNOS devices," *J. App. Phys.*, 1977.
- [14] M. A. Alam, "A critical examination of the mechanics of dynamic NBTI for PMOSFETs," *IEDM*, 2003.
- [15] A. T. Krishnan *et al.*, "Negative bias temperature instability mechanism: The role of molecular hydrogen," *APL*, 2006.
- [16] S. Chakravarthi *et al.*, "A comprehensive framework for predictive modeling of negative bias temperature instability," *IRPS*, 2004.
- [17] R. Burch *et al.*, "A Monte Carlo Approach for Power Estimation," *TVLSI*, 1993.
- [18] T. Kim *et al.*, "Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits," *VLSI Circ. Symp.*, 2007.
- [19] K. Kang *et al.*, "Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop," *DAC*, 2007.
- [20] M. Agarwal *et al.*, "Circuit Failure Prediction and Its Application to Transistor Aging," *VTS*, 2007.
- [21] S. Kumar *et al.*, "Impact of NBTI on SRAM Read Stability and Design for Reliability", *ISQED*, 2006.
- [22] K. Kang *et al.*, "Characterization of NBTI induced Temporal Performance Degradation in Nano-Scale SRAM array using IDDQ," *ITC*, 2007
- [23] E. Seevinck *et al.*, "Static-noise margin analysis of MOS SRAM cells," *JSSC*, 1987.
- [24] A. Bhavnagarwala *et al.*, "The impact of intrinsic device fluctuations on CMOS SRAM cell stability," *JSSC*, 2001.
- [25] Jungseob Lee and Nam Sung Kim, Optimizing Throughput of Power- and Thermal-Constrained Multicore Processors Using DVFS and Per-Core Power-Gating, DAC09, July, 2009, pp. 47-50.
- [26] V. Huard, C. Parthasarathy, N. Rallet, C. Guerin, M. Mammase, D. Barge, and C. Ouyard, "New characterization and modeling approach for nbtI degradation from transistor to product level," in Proc. IEDM, Dec. 10–12, 2007, pp. 797–800.
- [27] JIEYI LONG, SEDA OGRENCI MEMIK, GOKHAN MEMIK and RAJARSHI MUKHERJEE, Thermal Monitoring Mechanisms for Chip Multiprocessors, ACM Transactions on Architecture and Code Optimization, Vol. 5, No. 2, Article 9.
- [28] Nanoscale Integration and Modeling (NIMO) Group, ASU, Tempe, AZ, "Predictive Technology Model (PTM)," 2009. [Online]. Available: <http://www.eas.asu.edu/~ptm/>.
- [29] Yu Wang, an, Xiaoming Chen, Wenping Wang, member IEEE, Yu Cao and Yuan Xie, Huzahong Yag, Senior member, IEEE "Leakage power and circuit aging co optimization by Gate replacement techniques" April 2011.
- [30] C.Parthasarathy, M.Denis, V.Huard, G.Ribes, E. Vincent, and A.Bravaix, "Characterization and modeling nbtI for design –in reliability" in proc.IEEE Int.Integr.Reliab.workshop Final report, Oct 2005.p.5.
- [31] David Brooks Department of Electrical Engineering Princeton University, Margaret Martonosi Department of Electrical Engineering Princeton University, "Dynamic Thermal Management for High-Performance Microprocessors".
- [32] Peiyi Zhao, Jason McNeely, Weidong Kuang, Nan Wang, and Zhongfeng Wang "Design of Sequential Elements for Low Power Clocking System" IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS.